
PIC18F6585/8585/6680/8680
DS30491C-page 232
2004 Microchip Technology Inc.
REGISTER 18-3:
BAUDCON: BAUD RATE CONTROL REGISTER
U-0
R-1
U-0
R/W-0
U-0
R/W-0
—
RCIDL
—
SCKP
BRG16
—
WUE
ABDEN
bit 7
bit 0
bit 7
Unimplemented: Read as ‘0’
bit 6
RCIDL: Receive Operation Idle Status bit
1
= Receive operation is Idle
0
= Receive operation is active
bit 5
Unimplemented: Read as ‘0’
bit 4
SCKP: Synchronous Clock Polarity Select bit
Asynchronous mode:
Unused in this mode.
Synchronous mode:
1
= Idle state for clock (CK) is a high level
0
= Idle state for clock (CK) is a low level
bit 3
BRG16: 16-bit Baud Rate Register Enable bit
1
= 16-bit Baud Rate Generator – SPBRGH and SPBRG
0
= 8-bit Baud Rate Generator – SPBRG only (Compatible mode), SPBRGH value ignored
bit 2
Unimplemented: Read as ‘0’
bit 1
WUE: Wake-up Enable bit
Asynchronous mode:
1
= USART will continue to sample the RX pin – interrupt generated on falling edge; bit cleared
in hardware on following rising edge
0
= RX pin not monitored or rising edge detected
Synchronous mode:
Unused in this mode.
bit 0
ABDEN: Auto-Baud Detect Enable bit
Asynchronous mode:
1
= Enable baud rate measurement on the next character – requires reception of a sync field
(55h); cleared in hardware upon completion
0
= Baud rate measurement disabled or completed
Synchronous mode:
Unused in this mode.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown